Abstract-Conventional floating-gate (FG) transistors (made with Si/poly-Si) that form the building blocks of the widely employed nonvolatile flash memory technology face severe scaling challenges beyond the 12-nm node. In this paper, for the first time, a comprehensive evaluation of the FG transistor made from emerging nanocrystals in the form of 2-dimensional (2D) transition metal dichalcogenides (TMDs) and multilayer graphene (MLG) is presented. It is shown that TMD based 2D channel materials have excellent gate length scaling potential due to their atomic scale thicknesses. On the other hand, employing MLG as FG greatly reduces cell-to-cell interference and alleviates reliability concerns. Moreover, it is also revealed that TMD/MLG heterostructures enable new mechanism for improving charge retention, thereby allowing the effective oxide thickness of gate dielectrics to be scaled to a few nanometers. Thus, this work indicates that judiciously selected 2D-nanocrystals can significantly extend the lifetime of the FG-based memory cell.
. Schematic of an 8-bit NAND flash string (bottom) and cross-sectional view (top) of two adjacent FG transistors along the bit line direction. Two major electrical constraints for FG transistor scaling: 1) the thicknesses of COX and TOX, which should be sufficient for 10-year retention time and 2) CTCI, which is caused by the coupling between adjacent FGs. OX and CG stand for oxide and control gate, respectively. than the gate dielectrics in conventional FETs to prevent any leakage of the stored charge. Therefore, reducing the effective oxide thickness (EOT), which is the most powerful driver in FET scaling, imposes a limit in the case of FG transistor scaling [1] . Another issue hindering FG transistor scaling is cell-to-cell interference (CTCI) [2] caused by the capacitive coupling between adjacent FGs, as shown by the schematically drawn capacitor between two FG transistors in Fig. 1 . These two issues represent the major electrical constraints for the scaling of FG transistors apart from lithography-induced limitations. Table I summarizes the degree of CTCI and the latest International Technology Roadmap for Semiconductors (ITRS) projections as well as recently achieved progress in industry on gate-dielectric scaling at different technology nodes [3] [4] [5] . It can be observed that beyond the 12-nm node, both control of CTCI and gate-dielectric scaling face severe challenges. For better immunity to CTCI, the thickness of FGs that determines the coupling capacitance (schematically shown in Fig. 1 ) should be scaled to a few nanometers for future nodes. Unfortunately, the commonly used poly-Si FGs in such conditions suffer from ballistic current (during programming) that degrades the reliability of memory cells [6] , as well as reduced density of states (DOSs) and thus lower [3] [4] [5] .
ONO: OXIDE-NITRIDE-OXIDE charge-storage capability due to energy quantization along the thickness direction. Metal FGs have been proposed to avoid such problems [6] . However, the diffusive metal atoms in metal FGs contaminate the TOX and cause reduction of retention time [4] , [5] . Recently, multilayer graphene (MLG) was shown to be an effective FG material for storing large amounts of charge and for suppressing CTCI [7] . In addition, this sp 2 bonded strong 2D carbon material can sustain very high current densities [8] and its impermeable nature prevents any metal atoms from contaminating the TOX [9] . Moreover, the relatively large interlayer resistance [10] can help suppress ballistic current during programming. For FET and FG transistor scaling, reducing channel thickness is another key component besides reducing EOT. In this regard, Bertolazzi et al. [11] recently demonstrated a FG transistor with monolayer molybdenum disulfide [MoS 2 , a member of the transition metal dichalcogenide (TMD) family] as channel material and MLG-based FG. From a manufacturability point of view, the planar structure of both MLG and TMD materials provides compatibility with the main-stream planar CMOS platform [12] . It is also worthwhile to note that 2D materialbased FG transistor is not mutually exclusive with respect to a 3-D IC architecture [13] , [14] (as recently proposed in [15] ), i.e., based on it, 3-D NAND flash [16] can be made even more compact and energy efficient (due to lower leakage). Although this new device seems promising, its advantages in terms of overcoming the obstacles in FG transistor scaling beyond 12-nm node remain unclear. Only a comprehensive scaling analysis can reveal its true potential and may help determine the optimal device geometry and material choices. In this paper, gate length, cell-to-cell distance, and gate-dielectric thickness scaling are studied for the first time for and high-K gate-dielectric is proposed for sub-10-nm nodes that can significantly extend the lifetime of the FG transistorbased flash memory cell. Fig. 2(a) for programming, retention, and erasing states, respectively. During programming, electrons tunnel from the channel into the FG. During erasing, electrons tunnel back. Both programming (P) and erasing (E) operate mainly through Fowler-Nordheim tunneling (FNT). In the retention state, electrons leak into the channel, mainly through localized trap-assisted tunneling, which is also called stress-induced-leakage-current (SILC) [1] .
II. FUNDAMENTALS OF FG TRANSISTOR
The P/E and leakage current can be expressed as [17] 
where q is the elementary charge, h is Planck's constant, k ⊥ is wave vector perpendicular to the tunnel direction, T (E) is the tunneling probability, and f Ch/FG (E) is the Fermi-Dirac function in the channel/FG region. As a general mechanism in FG transistors, the large tunneling barrier asymmetry between FNT during P/E and direct tunneling (DT) during retention introduces large tunneling probability difference exceeding 10 orders of magnitude, and thus guarantees a fast P/E and 10-year retention time simultaneously. TOX is designed as the conduction path for P/E in FG transistor. Therefore, applied CG voltage is expected to primarily drop across TOX to ensure high gate efficiency. Gate coupling ratio (GCR) is defined to characterize the gate efficiency of a FG transistor [1] where V , C, T , and ε denote voltage, capacitance, thickness, and dielectric constant, respectively. This equation does not consider the nonideal depletion effect [1] of poly-Si-based FG. According to the roadmap [3] , SiO 2 -based TOX has been scaled approaching its lower limit of 5 nm for 10-year retention time. Reducing T COX , as indicated by (2) , is a method to increase GCR. However, thin COX may lead to P/E saturation due to charge leakage from FG to CG, which should be suppressed in FG transistor design. Current technology adopts wrap-around structure [1] , [3] to increase C COX , thus boosting GCR, while keeping COX thick, eventually leading to a compromised GCR of 0.5-0.6. In this paper, TMD, MLG, and high-K dielectric are investigated as channel, FG, and TOX (COX) of FG transistor, respectively, in comparison with the conventional Si/poly-Si/SiO 2 .
III. GRAPHENE AS FG MATERIAL
For mass storage applications, FG transistors must be packed densely in memory arrays. The interference between adjacent cells, i.e., CTCI, becomes a nonnegligible factor in memory design beyond the 22-nm node. MLG, as a metallic and atomically thin film, has the potential to suppress CTCI if it is used as FGs. In this regard, Hong et al. [7] has preliminarily shown that MLG is much better than poly-Si as FGs. However, further exploration of the full advantage of using graphene as FGs is still in demand. Fig. 3 (a) shows a schematic of three MLG-based FG transistors in series along the bit line in a NAND flash. Considering the worst condition when two neighboring devices are programmed, threshold voltage shift of the unprogrammed device in the center versus cell-to-cell distance is simulated for 4-, 13-, and 30-layer MLG, as shown in Fig. 3(b) . 11.7-nm Al 2 O 3 and 5-nm SiO 2 are chosen as COX and TOX, respectively. Gate length for each device is set to be 20 nm. The simulation is carried out with Atlas device simulator [18] . The MLG FG is set as equipotential region in the simulation, which has reasonable accuracy, since the much higher conductivity (along both in-plane and out-of-plane directions) of MLG compared with TOX and COX ensures that any applied bias essentially drops across the TOX and COX. Moreover, the screening length of MLG, i.e., the electric field penetration depth, has been demonstrated to be around 0.6 nm [10] , which is close to that of a metal. Threshold voltage is extracted using constant current method [19] . 30-layer MLG has a thickness of ∼10 nm, which is at the level of, but still smaller than the thickness of normally used poly-Si FG. As shown in Fig. 3 (b): 1) threshold voltage variation increases drastically with scaled cell-to-cell distance and 2) thinner MLG exhibits smaller threshold voltage variation, i.e., smaller CTCI. For V th,prog of 1.5 V, considering 0.2 V to be the maximum acceptable V th,unprog , MLG with less than 13 layers is preferred for beyond 12-nm node applications, for which cell-to-cell distance is expected to be also sub-12 nm.
To further suppress CTCI, multilayer discrete GNRs are proposed as FGs. This is to employ the advantage of charge trap memory (CTM) since CTM has better immunity against CTCI and higher reliability than FG transistor due to its discrete charge storage nodes that results in screening effect [20] . Compared with Si-nitride-based CTMs, multilayer GNRs have large DOS, which provides much larger charge storage capacity compared with Si-nitride CTMs [4] , [5] . Fig. 4(a) shows four strategies of MLG/GNR distribution for repeating the simulation introduced in Fig. 3 . The 20-nm wide graphene layers (the other dimension is assumed to be infinite) in the first strategy is set as the reference case (graphene). It is then divided into three 6-nm wide GNR layers as the second strategy (GNR 6-6-6), two 3-nm and one 12-nm wide GNR layers as the third strategy (GNR 3-12-3), and five 3-nm wide GNR layers as the forth strategy (GNR 5 × 3). Each strategy has a total width (including space between GNRs) of 20 nm, which corresponds to the chosen gate length of each FG transistor shown in Fig. 3(a) . Cell-to-cell distance is set to be 5 nm for both 4-and 13-layer MLG/GNR cases. It is worthwhile to note that for sub-10-nm wide GNRs in FG application, zigzag edge is preferred, since tight-binding calculation indicates that when the width of GNRs becomes less than 10 nm, zigzag-edged GNRs remain metallic or semimetallic, while armchair edged GNRs have large bandgaps, which make them semiconducting [21] , [22] . Simulation results are shown in Fig. 4(b) . It can be observed that: 1) the distribution of GNRs should be as discrete as possible, which is indicated by the V th,unprog reduction from graphene to GNR 6-6-6, then to GNR 5 × 3 and 2) narrower GNRs should be placed at the edges of the FG region, which is concluded from the comparison between GNR 6-6-6 and GNR 3-12-3. The physics of CTCI reduction by discrete GNRs can be explained as follows. Compared with the conductive MLG, the laterally placed discrete GNRs are isolated and only capacitively coupled, which lead to a potential gradient from the center to the edges of the FG of the monitored (center) cell when adjacent cells are programmed, as shown by the capacitor network in Figs. 4(c) and (d). On the other hand, in FETs or FG transistors, the highest channel potential energy that determines the device threshold voltage is generally near the central part of the channel, i.e., right below the central part of the FG. The stability of the potential of GNRs in the central part of FG (due to lower interference from the neighboring FGs) helps stabilize the highest potential energy and thus the threshold voltage in FG transistors, thereby leading to reduced CTCI. Moreover, lateral charge sharing, which is a problem in metal nanocrystal FG [5] , is unlikely to occur in GNR FG, since no contaminative atoms can be introduced to form percolation paths between GNRs (due to strong in-plane sp 2 bonds in graphene). In fact, two graphene layers separated by a 3-nm thick dielectric layer have been experimentally demonstrated to be electrically isolated [23] .
IV. 2D SEMICONDUCTORS AS CHANNEL MATERIAL
Gate length scaling of FETs/FG transistors which are elementary components in IC product can render higher performance and greater compactness (leading to more functionalities and lower cost), and thus usually acts as a technology driver. According to device physics [19] , this lateral scaling is generally limited by vertical scaling, i.e., the scaling of gate-dielectric thickness and channel thickness, to suppress short-channel effects (SCEs). Aggressive gatedielectric scaling risks introducing gate leakage for FETs and degrading charge retention time for FG transistors. Channel thickness scaling is a much safer option. However, scaling of conventional 3D materials, such as Si, Ge, and III-Vs, generally leads to severe quantum confinement (leading to EOT of TOX/COX stack is set to be 6 nm. 5-nm underlap between source/drain and gate is used to improve device electrostatics [24] when device gate length is smaller than 10 nm. uncontrollable bandgap variation) and carrier mobility reduction [19] . The family of 2D semiconducting crystals, such as monolayer TMD materials featuring atomic-scale thicknesses and pristine surfaces (without dangling bonds), is emerging as a promising solution for beyond-Si electronics [25] [26] [27] [28] [29] . In this section, monolayer MoS 2 as the most well-known member in the TMD family is studied as channel material in FG transistors. The contact between metal and TMDs in this paper is assumed to be ohmic, which can be realized by proper contact engineering [30] , [31] . Threshold voltage roll off and subthreshold swing (SS) degradation are two indicators of SCE during gate length scaling. These two effects are studied in FG transistors for three types of channel material/device structures: 5-nm Si/SOI structure, monolayer MoS 2 /SOI structure, and monolayer MoS 2 /double-gate (DG) structure (realized by connecting gate and substrate electrodes together), as schematically shown in Figs. 5(a) and (b) . The simulation is carried out by an in-house nonequilibrium Green's function (NEGF) device simulator, in which 2-D Poisson's equation and 1-D NEGF transport equation are solved self-consistently. For Si SOI device, three lowest sub-bands induced by quantum confinement in the channel are considered in the mode-spaceapproach-based NEGF transport equation [32] . To simplify the simulation, a lumped gate dielectric with 6-nm EOT is used to replace the COX/FG/TOX stack. Source/drain contact type is assumed to be ohmic, and meanwhile contact resistance is not considered in the simulation. It is observed in Figs. 5(c) and (d) that the characteristics of Si/SOI device deviate severely with respect to that of long channel case when the gate length shrinks below 40 nm. In contrast, MoS 2 -based devices, especially the DG structure, show much better immunity against SCE for sub-22-nm nodes. This advantage stems from the atomic-scale thickness of monolayer MoS 2 channel that offers excellent gate controllability over the electrostatic potential in the channel region.
V. BEYOND DIRECT-TUNNELING AND FNT
Although using 2D semiconductors enables the possibility of scaling FG transistors to sub-10-nm nodes, due to increasing fringing effect from source/drain to channel, devices will not be able to perform as well as their long channel counterparts without accordingly scaled gate dielectric, as indicated by the simulation results in Fig. 5 . However, the tunneling-based retention mechanism of FG transistors puts a lower limit on the thickness of TOX, and thus on COX, if sufficient gate efficiency or GCR is required. Therefore, a new retention mechanism is desired to extend this limit. Band offset, as a feature of heterostructures [33] , can be exploited in MLG/TMD based FG transistor application. Figs. 6(a) and (b) shows schematic band diagrams of conventional Si/poly-Si and TMD/MLG based FG transistors in the retention state. According to the electrostatics of FG transistor, the Coulomb potential energy of negatively charged FG is higher than that of channel in the retention state. In Si/poly-Si based FG transistor, the affinities of Si and poly-Si are the same, and thus, E c of poly-Si FG must be higher than that of Si channel in the retention state, as shown in Fig. 6(a) . Hence, all charges stored in the FG of Si/poly-Si device could leak out via DT. In contrast, the affinity of MLG (∼4.6 eV) in TMD/MLG device is larger than that of TMD materials, thus offering a band offset between E c of the TMD channel and the Dirac point (E Dirac ) of MLG, such that no states are available at the TMD side for tunneling. If the Fermi level (E F,FG ) elevation with respect to E Dirac and the Coulomb potential energy increase in MLG are properly controlled, E F,FG in MLG could be lower than E c of the TMD channel, thereby only a small amount of stored electrons with energy higher than E c of the channel material can leak out. Equivalently, this band offset potentially offers an additional barrier for the leaking charge. The energy difference (Φ) between E c of TMD and E F,FG in MLG can be seen as the effective barrier height. It is worthwhile to note that stored electrons in the FG with energy lower than the E c of the TMD channel in the retention state have no way to leak out through the TOX, since no extra energy can be gained by these electrons to transit to E c of the TMD channel, even with the aid of traps inside the TOX [34] . Therefore, this new retention mechanism greatly reduces the heavy dependence of retention on the quality of the TOX. To achieve a large Φ, many layers of MLG are needed to provide sufficiently high DOS to move E F,FG as close to E Dirac as possible for fixed charge storage. Meanwhile, FG capacitance should be large to suppress the Coulomb potential energy increase. Fig. 7(a) shows the DOS of 1-13 layers MLG as a function of the energy level with respect to E Dirac , which is extracted from the band structure of MLG [35] . The discontinuities correspond to the appearance of new sub-bands. It can be observed that DOS becomes larger with more layers of graphene and increases with energy. Considering the FermiDirac distribution of both electrons and holes, E F,FG elevation with stored net carrier density (n) is calculated and shown in Fig. 7(b) . For single layer graphene, E F − E Dirac of 0.32 eV is needed to store carrier density of 1 × 10 13 /cm 2 . In comparison, 4-layer MLG needs 0.12 eV, and 13-layer MLG only needs 0.03 eV, i.e., charge storage capacity becomes stronger with more layers. To make E F − E Dirac lower than 0.1 eV for storing carrier density of 1 × 10 13 /cm 2 , MLG with more than seven layers is preferred. The comprehensive consideration toward suppressing CTCI and enhancing charge storage capacity generate an optimal range of 7-13 for the number of graphene layers.
A deliberate design of TOX is necessary to ensure high FG capacitance and thus small Coulomb potential energy increase of FG. The choice of COX should follow the requirements of decent gate efficiency and negligible leakage through COX, hence does not have much flexibility. A 9-nm HfO 2 /12-nm HfO 2 stack is proposed as TOX/COX in this paper. Although HfO 2 is known to suffer from high trap density and thus SILC, when integrated between Si and poly-Si, it may not have such problem in the enclosure of 2D TMD and MLG that blocks any contaminations [9] . In fact, a MoS 2 /MLG FG transistor with HfO 2 as TOX has been experimentally demonstrated to have good endurance and 10-year retention time [11] . Conventional SiO 2 TOX with small FG capacitance (5-nm SiO 2 as TOX, 9.4-nm Al 2 O 3 as COX) is chosen as a comparative reference. Aggressively scaled high-K TOX with large FG capacitance (6-nm HfO 2 as TOX, 9.4-nm Al 2 O 3 as COX) and the proposed stack are studied. As shown in Fig. 8(a) , the Coulomb potential energy increase of the SiO 2 device increases much faster, as expected, than that of the two high-K counterparts versus FG net carrier density. This effect leads to faster increase of tunneling probability during retention, as shown in Fig. 8(b) , since the potential energy increase lowers the tunnel barrier. For the condition of very high FG carrier density, 5-nm SiO 2 loses its advantage of lower tunneling leakage over 9-nm HfO 2 . The tunneling leakage of 6-nm HfO 2 device is much higher than the other two in the entire range of FG carrier density, indicating that 6 nm is overscaled for HfO 2 TOX. Here, tunneling probability is calculated based on direct-tunneling (DT) mechanism. It is well known that the distribution of oxide traps in energy and space has a statistical behavior that accordingly renders a statistical distribution to SILC. Accurate description of SILC needs a statistical study based on Monte Carlo simulation, which is not the focus of this paper. On the other hand, as discussed above, the proposed new retention mechanism reduces the heavy dependence of retention on the quality of TOX and, thus, is immune to SILC. Therefore, in a simple but physical manner, DT that shares the same trend with SILC, such as the dependence on tunnel barrier height and thickness, is used in this paper to evaluate and compare the upper limits of the retention performances of the devices that have been studied.
As indicated by (2), high-K -based TOX reduces GCR and thus gate efficiency, compared with the conventional SiO 2 . It is necessary to examine their controllability over the tunneling barrier of TOX as well as P/E efficiency. As in case of traditional Si/SiO 2 /poly-Si devices, the P/E efficiency in TMD/high-K /MLG heterostructure devices is primarily determined by the GCR and the tunneling properties of TOX. The TMD and the MLG are not expected to limit the P/E efficiency since they have large DOS available for tunneling from and tunneling to. As shown in Fig. 9 , the 5-nm SiO 2 device has the highest GCR, around 0.57, and provides the largest varying range of tunneling probability, from 10 −30 to 10 −7 . The 6-nm HfO 2 device offers the smallest range due to its thin TOX and small GCR (0.17), but it offers comparable programming efficiency (tunneling probability at high overdrive voltage) with respect to the SiO 2 device due to ) ratio of leakable charge density (with energy higher than E c of the channel material) to the total stored charge density, versus the FG net carrier density for the 9-nm HfO 2 device with 10-layer MLG. Listed electron affinity and bandgap data for the monolayer TMDs in (a) are from [37] . The symbols for WS 2 and MoSe 2 coincide in (a) and (b) due to the nearly identical parameters for these two materials.
its small tunneling mass (0.18 m 0 ) [36] and low tunneling barrier height (1.7 eV for MoS 2 channel [11] ). Although the 9-nm HfO 2 device has a relatively low GCR (0.43), it shows the highest turn-ON tunneling probability (10 −5 ) and relatively large varying range of tunneling probability, from 10 −25 to 10 −5 , owning to its small EOT (thus stronger electric field in TOX), small tunneling mass, and low tunneling barrier height.
Figs. 10(a) and (b) show the extracted Φ and the ratio of leakable charge (with energy higher than E c of TMD channel) to the total stored charge, respectively, for the proposed 9-nm HfO 2 stack with four types of TMD channel materials. With increasing FG carrier density, the leakage barrier keeps decreasing until it becomes negative. MoS 2 can only provide a small Φ and reduce the leakable charge density ratio only when the stored charge density is low. Other three materials have smaller affinities and thus smaller leakable charge density ratio. WSe 2 provides the highest Φ among the four studied TMD materials. It allows Φ to remain positive in the entire range of FG carrier density. Under the condition of low FG carrier density, the leakable charge density ratio can be reduced by nearly 15 orders. The introduced novel retention mechanism essentially changes the lower limit of the integral and the Fermi-Dirac function, besides the tunneling probability in the current expression in (1). The leakage currents for the three types of TOX/COX stacks with MoS 2 , MoSe 2 /WS 2 , and WSe 2 can be calculated using (1) .
To make the ratio between programming current and leakage current look straightforward, the calculated leakage currents are normalized by a typical programming current level, specifically, that of the 5-nm SiO 2 device, as shown in Figs. 11(a)-(c) . It can be observed that the 6-nm HfO 2 device offers the largest leakage to programming current ratio for all four TMD channels. For MoS 2 channel, the 9-nm HfO 2 device offers limited retention benefit due to small Φ, thus still leakier than the SiO 2 device. MoSe 2 or WS 2 channels offer larger Φ, thus the 9-nm HfO 2 device has comparable retention for high FG carrier density and better retention for intermediate FG carrier density, compared with the SiO 2 device. WSe 2 channel provides the largest Φ so that the retention for the 9-nm HfO 2 device is better than the SiO 2 device in most of the range of n. It is worthwhile to mention that the leakage current in the SiO 2 device is always the lowest in the condition of low FG carrier density, because the SiO 2 device is able to reap the retention benefits in this condition. At very high FG charge densities, all three TMD material-based devices lose their retention benefits, and become quite leaky. As a result, device with 9-/12-nm HfO 2 TOX/COX and WSe 2 channel exhibits the best retention characteristics among all the combinations. More importantly, EOT of this device is only 3.5 nm (considering the two series capacitors), which is extremely beneficial for scaling beyond the 10-nm node. Therefore, GCR for TMD/MLG based FG transistors may not need to be very high due to the introduced new mechanism. Table II provides a best-case comparison between conventional Si/poly-Si device and proposed TMD/MLG heterostructure device in terms of scaling and performance, which highlights the advantage of the latter device. For the multibit-storage applications, the total P/E memory window (considering both P/E operation in which the FG is negatively/positively charged) is expected FIG. 5) to be around 12 V. To achieve this, the EOT of COX in our device should increase from 2 to 3.5-4.0 nm for stored carrier density of 3.5 × 10 13 /cm 2 . In this situation, the total EOT of 5.0-5.5 nm for TMD/MLG is still much less than the >10-nm EOT for Si/poly-Si device.
Finally, although process and cost related issues, relevant to high-volume manufacturing, are not considered in this proof-of-concept work, it is perhaps worthwhile to mention that all the 2D materials of interest in this paper have been successfully synthesized over large area [40] [41] [42] [43] [44] [45] , which provide sufficient credibility for realizing future high-volume production of the proposed heterostructure FG device in a costeffective manner.
VI. CONCLUSION
As summarized in Table II , TMD/MLG heterostructurebased FG transistors exhibit strong immunity to CTCI and better electrostatics for gate length scaling, and may take advantage of band offset (if TMD material is judiciously chosen) to improve charge retention and thus facilitate further gate-dielectric scaling. Combined with the proposed high-K gate-dielectric stack for which EOT is only 3.5 nm, WSe 2 /MLG heterostructure-based FG transistor shows excellent potential for sub-10-nm nodes, which can significantly extend the lifetime of the FG transistor based flash memory cell in either 2-D or 3-D IC design architecture. 
